منابع مشابه
Analyzing SystemC Designs: SystemC Analysis Approaches for Varying Applications
The complexity of hardware designs is still increasing according to Moore's law. With embedded systems being more and more intertwined and working together not only with each other, but also with their environments as cyber physical systems (CPSs), more streamlined development workflows are employed to handle the increasing complexity during a system's design phase. SystemC is a C++ library for...
متن کاملEfficient Automatic Visualization of SystemC Designs
Complex designs can only be understood, if the underlying information is provided in a concise way. In this context visualization is becoming an essential part of system design, understanding and debugging. In this paper we present an approach to visualization of designs described in SystemC. For the visualization an industrial tool including many features, like e.g. schematic viewing, cross-pr...
متن کاملTestfallgenerierung für SystemC-Designs mit abstrakten Modellbeschreibungen
Bei dem Entwurf von eingebetteten Systemen spielt die Verifikation eine entscheidende Rolle. SystemC hat sich für die Modellierung gemischter Hardware/SoftwareSysteme, vor allem auf hoher Abstraktionsebene, durchgesetzt. Für solche High-level SystemC-Modelle existieren allerdings heutzutage keine Werkzeuge zur formalen Verifikation, weshalb oftmals simulative Verfahren zur Verifikation der Mode...
متن کاملExtracting Logical Formulae that Capture the Functionality of SystemC Designs
Object-oriented hardware design languages like SystemC have become very popular to co-design hardware and software systems. Such designs are classically translated into a transition system in order to verify a specification with model-checkers. However, compositionnality and parametricity of SystemC components complicate their translations into finite transition systems. Processing analysis of ...
متن کاملFormal verification of LTL formulas for SystemC designs
To handle today’s complexity, modern circuits and systems have to be specified at a high level of abstraction. Recently, SystemC has been proposed as a language that allows a fast simulation on a high level of abstraction and an efficient realization on RTL. To guarantee the correct behavior of a design, a concise verification methodology has to be developed. We present the first formal verific...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: EURASIP Journal on Embedded Systems
سال: 2008
ISSN: 1687-3963
DOI: 10.1155/2008/519474